


Revision History					
Date	ECO#	Description	Sheet	Initiator	Approval
08/11/04	0.3	Capture the full schematic	1 to 10	Actel	
08/13/04	0.4	Added the LCD MODULE INTERFACE CIRCUIT LCD POWER SUPPLY CIRCUIT LVDS SIGNAL ROUTING VIA CAT-5E CONNECTORS	3,9,10	Sanmina-SCI	
08/16/04	0.5	Schematic changed on	10,5	Sanmina-SCI	
08/20/04	0.6	Changed the LCD MODULE INTERFACE CIRCUIT AND LVDS SIGNAL ROUTING VIA CAT-5E CONNECTORS	3,4	Sanmina-SCI	
08/26/04	0.7	Schematic changed on	3,4,6	Sanmina-SCI	
08/27/04	0.8	Schematic changed on	2,3,6,7,10	Sanmina-SCI	
08/28/04	0.9	Schematic changed on	2,8	Sanmina-SCI	
09/03/04	1.0	Schematic changed on	2,3,4,5,6,7,8,9,10	Sanmina-SCI	
09/04/04	1.1	Schematic changed on	6,8	Sanmina-SCI	
09/06/04	1.2	Schematic changed on	1,2,3,4,5,6,7,8,9,10	Sanmina-SCI	
09/07/04	1.3	Schematic changed on	2,4,6,7,8	Sanmina-SCI	
09/07/04	1.4	Schematic changed on	10	Sanmina-SCI	
09/08/04	1.5	Schematic changed on	1,2,10	Sanmina-SCI	
09/09/04	1.6	Schematic changed on	6,8	Sanmina-SCI	
09/20/04	1.7	Bom Changed on	1,2,3,4,5,6,7,8,9,10	Sanmina-SCI	
09/24/04	1.8	Schematic changed on	5	Sanmina-SCI	
02/18/05	2.0	Schematic changed on	3,4,6,7	Sanmina-SCI	
02/22/05	2.1	Schematic changed on	2,4,6,7,10	Sanmina-SCI	
02/24/05	2.2	Schematic changed on	1,2,3,4,5,6,7,8,9,10	Sanmina-SCI	
03/07/05	2.3	Schematic changed on	3,5,6,7,10	Sanmina-SCI	
03/10/05	2.4	Schematic changed on	7,10	Sanmina-SCI	
04/05/05	3.0	Schematic changed on	8	Sanmina-SCI	

## ProASIC3/E STARTER KIT BOARD

<b>Actel Corp</b>		ProASIC3/E STARTER KIT BOARD	
2061 Biscuit Ct Mountain View, CA 94041		A3PE-EVAL-BRD600-SA	
Part No:	Rev:	ProASIC3/E STARTER KIT BOARD	
Doc No:	Doc Rev:	Doc No:	Rev:
		Sanmina-SCI	3.0
Date: 03/11/05	Drawn By:		Page # 10


Revision History			
ECOr	Approval	Description	Date



**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTORS ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB: ,REV.02      PCB ASSEMBLY: ,REV.02


<b>Actel Corp</b>		ProASIC3/E STARTER KIT BOARD	
2061 Sherman Ct Mountain View, CA 94043		A3PE-EVAL-BRD600-SA	
Title:		Main 3.3V,2.5V, and 1.5V Power	
Apprvals:	Eng Mgr:	Doc No:	Rev
			3.0
Date: 03/11/05	DRWN BY:	Sanmina-SCI	pg2 of 10



**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTOR ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB: .REV.02      PCB ASSEMBLY: .REV.02

<b>Actel Corp</b> 2061 Sherman Ct Mountain View, CA 94043		<b>ProASIC3/E STARTER KIT BOARD</b> <b>A3PE-EVAL-BRD600-SA</b>	
<b>ProASIC3 FPGA</b> Part No: 101000PDB0V0 Rev: 3.0		Date: 03/11/05 DRAWN BY: Sammina-SCI	




LCD MODULE INTERFACE CIRCUIT

MDLS-81809-SS-LV-G-LED-04-G

**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTORS ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB: ,REV.02      PCB ASSEMBLY: ,REV.02


<b>Actel Corp</b>		ProASIC3/E STARTER KIT BOARD	
2061 Sherman Ct Mountain View, CA 94043		A3PE-EVAL-BRD600-SA	
Title: <b>LED &amp; LCD Module Interface Circuit</b>		Rev: 3.0	
Apprvals: Eng Mgr:	Size: B	Document No:	Rev: 3.0
Doc Cnt: Assembly	DRAWN BY: Sanmina-SCI		Page 4 of 10
Date: 03/11/05			



**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTOR ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB: .REV.02      PCB ASSEMBLY: .REV.02

<b>Actel Corp</b>		ProASIC3/E STARTER KIT BOARD	
2061 Sherman Ct Mountain View, CA 94043		A3PE-EVAL-BRD600-SA	
<b>PushButton &amp; HEX Switches</b>			
Apprvals:	Title:		
Eng Mgr:	Doc Cnt:	Rev:	Document No:
Assembly:	B	3.0	
Date: 03/11/05	DRAWN BY: Sammina-SCI		pg5 of 10




NOTE:- 1) PLACE RESISTORS R49,50,51,52 CLOSE TO A3P PART(UB) (PAGE 3) IN LAYOUT  
 2) ALL RXn+ AND RXn- (n=0,1,2,3,4) TRACE PAIRS SHOULD BE MAINTAINED EQUIDISTANT FROM THE FPGA TO THE TERMINATING RESISTORS.  
 3) ALL RXn+ AND RXn- (n=0,1,2,3,4) TRACE PAIRS TO BE 100 OHM IMPEDANCE CONTROLLED

**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTOR ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.



**BOARD INFORMATION**  
 PCB FAB: ,REV.02      PCB ASSEMBLY: ,REV.02

<b>Actel Corp</b> 2061 Sherman Ct Mountain View, CA 94043		<b>ProASIC3/E STARTER KIT BOARD A3PE-EVAL-BRD600-SA</b>	
Apprvals:	Title:		
Eng Mgr:	<b>FPGA Headers &amp; Expansion Bus</b>		
Doc Cnt:	Blk:	Documnt No:	Rev
Assembly	B		3.0
Date: 03/11/05	DRAWN BY: Sammina-SCI		Page 6 of 10

Power Connector for Daughter Board



<b>Actel Corp</b>		ProASIC3/E STARTER KIT BOARD	
2061 Sherman Ct		A3PE-EVAL-BRD600-SA	
Mountain View, CA 94043			
Title: <b>Clocks Oscillators &amp; Reset</b>			
Apprvals:	Eng Mgr:	Doc Cnt:	Rev: 3.0
Assembly:	Size: B	Document No:	
Date: 03/10/05	Drawn By: Sanmina-SCI	pg 7 of 10	




**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTORS ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB: REV.02      PCB ASSEMBLY: REV.02

<b>Actel Corp</b>		ProASIC3/E STARTER KIT BOARD	
2061 Sherman Ct Mountain View, CA 94043		A3PE-EVAL-BRD600-SA	
Apprvs:	Title: <b>JTAG &amp; JTAG DaisyChain Connector</b>		
Eng Mgr:	Size: B	Docu ment No:	Rev: 3.0
Doc Crt:	Date: 03/11/05		DRWN BY: Sammina-SCI
Assembly:			Page 8 of 10









**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTOR ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB: REV.02      PCB ASSEMBLY: REV.02




<b>Actel Corp</b>		<b>ProASIC3/E STARTER KIT BOARD</b>	
2061 Sherman Ct Mountain View, CA 94043		<b>A3PE-EVAL-BRD600-SA</b>	
<b>Decoupling Caps, Test Points</b>			
Apprvals:	Title:		
Eng Mgr:	Size:	Document No:	Rev:
Doc Cnt:	B		3.0
Assembly:	DRAWN BY: Sammina-SCI		pg 9 of 10
Date: 03/11/05			



LCD POWER SUPPLY CIRCUIT



Impedance Control on the TX+ , TX- Traces



**SCHEMATIC DIAGRAM NOTES**

- UNLESS STATED OTHERWISE:
  - ALL RESISTOR ARE IN OHMS, 5% TOLERANCE.
  - ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**

PCB FAB: ,REV.02 PCB ASSEMBLY: ,REV.02

**Actel Corp** ProASIC3/E STARTER KIT BOARD  
 2061 Sherman Ct  
 Mountain View, CA 94043  
**A3PE-EVAL-BRD600-SA**

Title: <b>LVDS SIGNAL ROUTING VIA CAT-5E CONNECTORS</b>		Rev: 3.0
Apprvals: Eng Mgr:	Doc No:	
Doc Cnt:	Size: B	
Assembly:	Document No:	
Date: 03/10/05	DRAWN BY: Sammina-SCI	Page 1 of 15