| CAUSE: | In the vector source file, you asynchronously reset the write enable register of the specified memory segment at the specified time during a write cycle. An asynchronous reset is illegal during a write cycle. |
| ACTION: | Edit the vector source file to make sure the write enable register is not asynchronously reset during a write cycle. |
|
- PLDWorld - |
|
|
| Created by chm2web html help conversion utility. |