Quartus

No external delays are specified -- assuming zero delay between external registers and pins


CAUSE: You specified that the fMAX calculation in timing analysis should include external delays to and from device pins, but you did not specify external delays. When you specify this option and you do not specify an external delay value, the Timing Analyzer may generate inaccurate information because it assumes that the delay between external registers and the pins is zero.
ACTION: If you intend to perform board-level timing analysis, you should specify appropriate external delays. Otherwise, do not specify that the fMAX calculation should include external delays to and from device pins.

See also:

Creating Clock Settings
Overview: Using the Timing Analyzer
Specifying Default External Delays
Specifying Project-Wide Timing Requirements

- PLDWorld -

 

Created by chm2web html help conversion utility.