

ALTERA®



SOPC
WORLD
2 0 0 2



SOPC
WORLD
2 0 0 2

Technology Roadmap

Agenda

- Investing in Our Future
- Advanced Process Technology
- Rising Costs of ASIC Development
- Core Technology Improvements
- Product Family Roadmaps
- Development Tools
- Programmable Systems




SOPC
WORLD
2 0 0 2

Investing in Our Future

ALTERA.

Revenue & R&D Investment



■ \$M Revenue
 ■ \$M Revenue Projected
 — R&D %




Product Development

- Process Technology
- Interconnect Structure
- Logic, Memory, I/O
- Hardware Acceleration

Architecture Development

Customer Feedback Requirements

- SOPC Value
- Features, Pricing
- Power, Packaging




IP Integration

- Hard vs. Soft Functions
- Cost, Performance, Power, Complexity
- Stability

Quartus Development Tools

- Design Methodology
- Synthesis, Simulation
- Verification, Debug

Accelerated Architecture Development – 15 Months



Over 60% of Time Invested with Customers!






SOPC
WORLD
2 0 0 2

Advanced Process Technology

ALTERA

TSMC Roadmap Outpacing ITRS



Source: *International Technology Roadmap for Semiconductors 2001 TSMC 2002 Technology Seminar

0.13 μ m Status


■ Process

- 9 Layers of Metal
- Copper / FSG
- High Performance Device
- Lithography: 248nm / 193nm


■ Altera Ramp Up

- 9 Months Production APEX II
- Stratix: 4 Products Already Shipped 1S80 ~
230 Million Transistors

Stratix 9-Layer Copper Interconnect



Stratix Transistor Leff 90nm




90nm Status

- Process
 - Up to 10 Layers Of Copper
 - Second Gen. Low-k ($K < 3$)
 - Vcc: 1.2V (16A Tox)
 - Lithography: 193nm
- Project Status
 - Started In May 2001
 - Actively Optimizing Process with TSMC
 - Process Available Early 2003
 - Production Targeted 2H 2003

300mm Status

- Development & Qualification Completed in 2001
- Production Ready for 2002-2003 as Demand Increases
 - Provide Cost Reduction (Lower Defect Density)

Technology Integration






SOPC
WORLD
2 0 0 2

Rising Costs of ASIC Development


Dramatic Mask Cost Increase




Source: International Technology Roadmap for Semiconductors 2001
 TSMC 2002 Technology Seminar



Increasing Development Cost



Increased Market Opportunities




*Rising Technology & Development
Costs Favour SOPC Design*




SOPC
WORLD
2 0 0 2

Core Technology Improvements

Logic Resource Growth Roadmap




Core Logic Evolution




LUT Core Performance Roadmap

2X Performance Every 3 Years



High-Speed Interface

1-Gigabit Clock Data Recovery (CDR) Wall



High-Speed I/O Roadmap

Architecture

**Mercury
APEX™ II**

Stratix GX

*Stratix II
GX*

*Next
Generation*

Channel Performance

1.25 Gbps

3.125 Gbps

6 Gbps

12 Gbps

Electrical Standards

- 1.25-Gbps CDR
- 1.25-Gbps LVDS
- 1.25-Gbps PCML
- 1.25-Gbps LVPECL
- 1-Gbps HyperTransport
- 250-MHz HSTL
- PCI-X

- 3.125-Gbps LVDS With CDR

- 3.125-Gbps CML With CDR

- PAM

Bus Protocols

- SPI-4 Phase 2
- Gigabit Ethernet
- 1-Gbps Fibre Channel
- 1-Gbps RapidIO
- 415-Mbps Utopia IV
- 200-MHz CSIX

- RapidIO Serial/Parallel
- 1G, 2G Fibre Channel
- InfiniBand
- 10G Ethernet (XAUI) Lineside Backplane
- SONET Backplane

- RapidIO
- FChannel
- InfiniBand
- SPI5, 3GIO
- SONNET

- Chip-Chip
- Backplane
- Emerging High Speed Standards

2001

2002

2003


2004

2005



Integrated Memory

- High Speed Data Processing & Communications
 - Faster Wire Speeds
 - High Port Integration
 - More Latency
 - Example: Stratix EP1S80 9 Mega RAMs



Embedded Memory Roadmap

Architecture	APEX™ II	<i>Stratix</i>	<i>Stratix II</i>	<i>Next Generation</i>
Features	<ul style="list-style-type: none"> ▪ True Dual-Port Mode ▪ Packing Mode ▪ Mixed Width Mode 	<ul style="list-style-type: none"> ▪ Embedded Shift Register Mode ▪ DDR Mixed Width Mode ▪ Three Sizes of Blocks ▪ Byte Enable ▪ Mixed Clock Mode ▪ Preload 	<ul style="list-style-type: none"> ▪ Embedded Error Control Circuitry (ECC) ▪ DDR ▪ Tri-Matrix 	<ul style="list-style-type: none"> ▪ Embedded CAMs ▪ Embedded Error Control Circuitry (ECC) ▪ High Density Storage
Performance	250 MHz	300 MHz	550 MHz	750 MHz
Technology	SRAM	SRAM	▪ SRAM	<ul style="list-style-type: none"> ▪ SRAM ▪ Embedded DRAM
	2001	2002	2003	2004 2005



Excalibur™ Nios™ Roadmap

Processor	Nios™ Version 2.0	Nios™ Version 3.0	Nios™ II
Performance	80 MHz / 40 DMIPS	150 MHz / 75 DMIPS	250 MHz / 167 DMIPS
Features	<ul style="list-style-type: none"> ▪ Simultaneous Multi-Master Bus <ul style="list-style-type: none"> • Intelligent Peripherals ▪ User-Defined Instructions ▪ SDRAM Controller ▪ 10/100 Ethernet I/F ▪ PCI MT32 ▪ Software IDE ▪ On-Chip Debug ▪ Software Trace ▪ Linux, ATI Nucleus ▪ Speed / Size Optimizations 	<ul style="list-style-type: none"> ▪ Communication Controller <ul style="list-style-type: none"> • HDLC, T1/E1 Framer • Time-Slot Assigner ▪ Integrated MMU ▪ Configurable On-Chip Cache ▪ High-Speed Memory Interface ▪ C-Level Simulation <ul style="list-style-type: none"> • Hardware & Software ▪ Multi-Processor Support <ul style="list-style-type: none"> • Inter-Processor Communication • Software Debug 	<ul style="list-style-type: none"> ▪ Application-Specific Processor Extensions ▪ System Profiler <ul style="list-style-type: none"> • Hardware & Software • Optimized Extensions Based on Target Application (Critical Loop) ▪ Speed Enhancements ▪ Additional Peripherals

2001

2002

2003



Packaging Technology Roadmap




0.18 μm \rightarrow 0.15 μm \rightarrow 0.13 μm \rightarrow 90 nm \rightarrow 65/45 nm

Wire-Bonded
BGAs

FlipChip
BGAs

Multiple
Stacked Die

MCMs &
Embedded Passives



1.27 mm

1.0 mm

0.8 mm

0.5 mm


PCB

1999 2000 2001 2002 2003 2004 2005 2006 2007



Pricing Roadmap

**1/10 Price in Four Years
with Twice the Features**






SOPC
WORLD
2 0 0 2


Product Family Roadmaps

Altera's General-Purpose Product Portfolio




Addressing Features & Cost


Altera FPGA Roadmap




Altera CPLD Roadmap



Altera HardCopy Roadmap



A large, red, multi-pointed starburst graphic with a jagged, sunburst-like edge. The text "POP QUIZ" is centered within the starburst in a white, italicized, sans-serif font.

POP QUIZ

Pop Quiz

■ Stratix 의 생산 공정과 Core Voltage
로서 맞는 것은 ?

1. 0.25um, 2.5V
2. 0.18um, 1.8V
3. 0.15um, 1.8V
4. 0.13um, 1.5V

Pop Quiz

■ Stratix 의 생산 공정과 Core Voltage
로서 맞는 것은 ?

1. 0.25um, 2.5V
2. 0.18um, 1.8V
3. 0.15um, 1.8V
4. 0.13um, 1.5V




SOPC
WORLD
2 0 0 2

Development Tools


Tools Roadmap

- Altera Will Continue to Focus on Areas Where We Add Most Value
- Continue to Partner with Leading 3rd Parties Where They Provide Incremental Expertise & Focus
- SOPC Builder & System Design Automation Will Be Our Major Focus

SOPC Design Tools



SOPC Design Tools



SOPC 3.0 Builder

- Build Custom Companion Chip for Your Processor-Based System with SOPC Builder
 - Interface to Popular Microprocessors
 - PowerPC
 - TI DSP
 - PCI
 - Custom Peripheral Content
 - Communications IP
 - Signal Processing Algorithms
 - Memory Interfaces
 - Hardware Acceleration Functions
 - Security IP
 - Image Processing
 - Traffic Management / Routing Algorithms

SOPC Builder Roadmap



Quartus II v 2.2 SOPC Builder 2.7

- Native Synthesis Support
- Cyclone Device Support

Quartus II v. 3.0 SOPC Builder 3.0

- External Device Bus Standards
 - PowerPC (60x Bus)
 - TI C6X
 - PCI
- IP Bus Standards
 - AMBA
 - PPCI
 - Wishbone
- DSP Builder Integration
- Atlantic Bus Support
- SignalTap II Support
- Web Update





SOPC
WORLD
2 0 0 2

Programmable Systems

ALTERA

Programmable System Reconfiguration


*In Production Today
Using Altera FPGAs*

*Requires Complex
Hardware/Software
Support*

<i>Group 1</i>	<i>Group 2</i>	<i>Group 3</i>	<i>Group 4</i>
1 Year – Months	Days - Hours	Mins-100mS	1ms-1us
<ul style="list-style-type: none"> ■ System Upgrades ■ Bug Fixes ■ Feature Upgrades ■ Remote System Monitor 	<ul style="list-style-type: none"> ■ Reboot & Upgrade ■ Multifunction Platform for Different Users 	<ul style="list-style-type: none"> ■ Reuse Hardware to Perform Multi-Functions ■ Reduce Redundant Hardware Costs 	<ul style="list-style-type: none"> ■ Reconfigurable Computing ■ Context Switch Based Upon Function Under Real-Time Software Control

Re-Configurable Solutions


- Increasing Use of Remote System Updates
- FPGA Images Uploaded Over Internet or Private Network
- Mainly Using Ethernet
- Both System Upgrades & Remote Monitoring Using Programmability of FPGAs
- Bug Fixes, System Upgrades, New Features
- Significant Cost Advantages over Technician Visit



*Programmable Logic Differentiates
Production Solution*




Future System Design



Future System Design

- Microprocesor
- DSPs
- Memory
- SOPC
- Analog
 - ASIC & ASSP for High-Volume Projects



Conclusions

- Altera Continues to Innovate & Deliver Compelling SOPC Solutions
- Focused on Complete Solutions
 - Programmable Device Families
 - Leading Design Automation Tools
 - Broad Range of IP
 - Comprehensive Worldwide Technical Support
- Performance, Price, Integration Will Dramatically Expand SOPC Market

*Altera SOPC
Solution for Rapid Growth*

