analyze -format vhdl -lib WORK {"BRIDGE1.vhd"}
elaborate BRIDGE -lib DEFAULT -update

include compile.scr

write -format db -hierarchy -output "BRIDGE_GATE.db"
write -format vhdl -hierarchy -output "BRIDGE_GATE.vhd"

report_area
report_timing

exit