analyze -format vhdl -lib WORK {"MEMORY.vhd"}
elaborate MEMORY -lib DEFAULT -update

include compile.scr

write -format db -hierarchy -output "MEMORY_GATE.db"
write -format vhdl -hierarchy -output "MEMORY_GATE.vhd"

report_area

exit