analyze -format vhdl -lib WORK {"PC16550.vhd"}
elaborate PC16550 -lib DEFAULT -update

include compile.scr

write -format db -hierarchy -output "PC16550_GATE.db"
write -format vhdl -hierarchy -output "PC16550_GATE.vhd"

report_area
report_timing

exit