Entity/Module Name
Architecture Name
Vendor Name
Independent
Language Name
VHDL
Verilog
Data Width
Representation
signed
unsigned
Split Buses
