SDSP Bus Read Timing
* Three cycles
minimum to read data
or instruction
* 1st, assert address
bus
* 2nd, assert read and
wait for ready from
memory to go high
* 3rd, strobe data into
CPU on leading edge
of ready
