Name
The name of the port can be any valid VHDL identifier
Port signals of the same
type
or
subtype
may be on the same line and separated by commas
PORT (input :
direction data_type
); PORT (input, control, data :
direction data_type
);
