





























| Performance | Parameters I | | |
|-------------------------------|------------------|--|--|
| Parameter | Virtex-II-5 (ns) | | |
| CLB | | | |
| Combinatorial LUT delay | 0.41 | | |
| Set-up time through LUT | 0.65 | | |
| Carry delay per bit | 0.045 | | |
| Clock-to-Q delay | 0.40 | | |
| BlockRAM: | | | |
| set-up time (A,D) | 0.30 | | |
| Clock-to-out | 2.89 | | |
| Input | | | |
| Data pin to clock pin set-up | 0.78 | | |
| Data in delay | 0.70 | | |
| Output | | | |
| Data to output pad | 2.45 | | |
| Clock-to-output pad | nc. 3.45 | | |





















| | _ | | | | | | |
|-----------|---|--|-----------------------|------|----------|--|--|
| Evolution | | | | | | | |
| | | 1965 | 1980 | 1995 | 2010 (?) | | |
| | Max Clock Rate (MHz) | 1 | 10 | 100 | 1000 | | |
| | Min IC Geometry (μ) | - | 5 | 0.5 | 0.05 | | |
| | Number of IC Metal Layers | 1 | 2 | 3 | 10 | | |
| | PC Board Trace Width (μ) | 2000 | 500 | 100 | 25 | | |
| | Number of Board Layers | 1-2 | 2-4 | 4-8 | 8-16 | | |
| | Every 5 years: System speed doubles, IC geometry shrinks 50% | | | | | | |
| | Every 7-8 years: PC-board min trace width shrinks 50% | | | | | | |
| | BesignCon2001 – 27 No part of this document representations provided and the second sec | 2000 Xilinx, Inc. Rights Reserved say be reproduced or tro | unsmitted without the | | XILINX* | | |







































































































